Abstract-This paper studies the performance of the clock transfer scheme for burst-mode communication systems for which data are received during short, equally spaced intervals. Its main focus is on satellite-based time-division multiple-access (TDMA) communication systems with data regeneration and switching onboard the satellite, although the results apply to other TDMA systems as well. The system reference clock is generated onboard from an incoming, very stable ground source, based on a burst-mode demodulator that extracts the clock from a discontinuous modulated carrier due to the bursty nature of TDMA signals. If good enough, this onboard regenerated clock avoids the use of bulky and expensive clocks in the satellite payload and can act as the master clock of the TDMA system.
I. INTRODUCTION

S
ATELLITES are expected to play an important role in future multimedia applications. For wide-band multimedia applications, geostationary satellites with onboard processing (OBP) and switching are the logical step to migrate from pure TV broadcasting to interactive multimedia services [16] . The European Space Agency (ESA) has partially developed a satellite OBP system providing high data-rate reception capability up to 32.784 Mb/s. Fig. 1 shows the main elements involved in a generic OBP-based system: a master control terminal, user traffic stations, and onboard switching and modulation/demodulation. The extraction of a timing clock from a modulated carrier is a standard procedure used in digital demodulators. If good enough, this clock can be used as a stable onboard clock reference for synchronization in a satellite-based time-division multiple-access (TDMA) network [1] and in the resampling process of the downlink signal. The clock can be recovered from the signals generated by the demodulator after some processing aimed at reducing its phase noise. The spectral characterization of this extracted clock is of paramount importance to assess its C. Mosquera is with ETSE Telecomunicación, Universidad de Vigo, 36200 Vigo, Spain (e-mail: mosquera@tsc.uvigo.es).
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impact on the system performance. This is especially true in a TDMA system, where the onboard extracted clock could play the role of master clock. Doppler shift, due to nonideal satellite station keeping, introduces short-and medium-term relative frequency deviations, which degrade the performance of the recovered clock unless some provision is made. This effect is obviously absent in other types of applications, such as fixed terrestrial links. Oscillator noise, together with thermal noise on the uplink, also introduces phase noise in the time-transfer system. Other disturbing elements, such as the ionosphere and the troposphere, can also alter the recovered clock due to changing propagation conditions. Fig. 2 details the concept of timing estimation for joint data demodulation and clock recovery. All the details of the demodulator but those related to the timing recovery issue will be skipped throughout this paper. In some types of demodulators, the data clock of the received signal is recovered to drive the analog-to-digital converter. In some others, where sampling is performed at the front end in an asynchronous way, the data clock is not regenerated. In any case, and for some applications as those mentioned above, a good recovered clock is necessary even after successful demodulation has taken place. Clock features are usually given in terms of short-term stability (i.e., phase jitter), phase-noise frequency masks, and long-term stability. However, it is difficult to give recommended values covering all potential applications. This paper studies the short-term performance of the recovered clock from the signals generated by the demodulator and with the aid of an auxiliary Clock Module. During the startup period, the Clock Module, detailed in Fig. 2 , is free running and working with the lowstability clock delivered by the unlocked onboard voltagecontrolled crystal oscillator (VCXO). The onboard TDMA burst-mode demodulator (BMD), which contains carrier and clock recovery circuits for each burst, receives the master control terminal (MCT) burst and delivers the recovered clock to the onboard VCXO, which, in a few frames, shall lock to the more stable ground clock. Arrival-time information is transmitted every frame from the satellite back to the MCT and used to correct the burst transmission instant in clock periods. It is customary that a network time standard for a limited net of earth terminals covered by one satellite can be obtained either by placing a precision clock onboard the satellite or by letting one of the earth terminals serve as a master timing station and relaying the master clock through the satellite transponder. onboard. The key point is the generation of a stable continuous clock onboard, known as the master clock (MCK), based on an input constrained by the TDMA network within the limits of the assigned bursts.
Within the presented context, the specific goals of the work exposed in this paper can be summarized as follows:
1) analytical derivation of the recovered clock phase noise spectrum in a gated phase-locked loop (PLL) following a burst-mode demodulator; 2) simulation of the onboard clock regeneration in a TDMA ground-satellite link. Clock quality in terms of phase power spectral density and root mean square (rms) jitter will be evaluated. Literature results concerning square-law clock regenerators will be applied together with a novel gated PLL mathematical analysis. Finally, simulations will support the theoretical findings.
II. ONBOARD TIMING RECOVERY
The model adopted to analyze the performance of the onboard recovered clock is based on Figs. 1 and 2 . The ground station transmits in burst mode on a frame basis according to a TDMA scheme. Before the start of transmission, a common time basis must be established between the ground station and the satellite. This is a common procedure in TDMA systems, here referred to as coarse synchronization. This procedure always must be present to keep the onboard receiving offset equal to its nominal value. Thus, the ground station is capable of tuning its burst transmission instant by multiples of the symbol period.
To avoid the use of a dedicated channel to transmit a time reference signal from the MCT to the satellite, the time reference is extracted directly from the data-modulated signal transmitted by the MCT in TDMA mode. Since the MCT sends a signal burst per TDMA frame, the input to the onboard PLL is present only during the burst from MCT, i.e., out of , with the duty factor and the duration of a frame. This poses the problem of a discontinuous input to the PLL, which is the output of the timing recovery circuit in the BMD, called RCK. Fast acquisition is required for burst-mode systems, which must track the clock in a few symbols (a few hundred as the upper limit), so a feedforward scheme is used in the timing recovery circuit. Fig. 2 shows the schematics of this clock recovery concept. Under the feedforward constraint for the timing estimation and the need for fast acquisition, square-law timing estimators seem the most appropriate, in both the analog and the digital cases, given also their mathematical tractability.
The phase noise of the recovered clock, together with its gated presentation, renders the clock useless for synchronization purposes. Therefore, the phase of the recovered clock by either the analog or the digital method needs to be smoothed with a PLL. This PLL is driven by the local oscillator (VCXO), which cannot be used as the master clock of the system due to its poor stability. The most significant concern about the PLL performance is the discontinuous character of its input, whereas its output MCK must be a continuous clock with good stability properties. The rationale behind this scheme is that the PLL output will keep good stability properties provided it does not drift too much at the instants when the input is not present. One of the few works dealing with gated phase-locked loops dates back to 1972 [14] , where a PLL receives a sine-wave input whose amplitude is zero outside the signal burst. But no work offers a detailed analysis for more general scenarios, which can admit inputs with arbitrary amplitude and phase modulation and different types of gating. A second-order PLL is chosen in order to filter out the phase noise of the gated recovered clock RCK with the purpose of locking even in the presence of frequency offsets caused by Doppler drifts. Its closed-loop response corresponding to a natural frequency and damping factor is given by (1) for a corresponding loop noise bandwidth given by [10] (2)
Unfortunately, the delay suffered by the transmitted signal in satellite communications is far from being constant; the changes in the nominal delay are an important source of error in synchronization and positioning applications. Once the coarse synchronization has been achieved, the adjustment of the burst transmission instant compensates part of the residual uplink delay. This is not enough for high-precision time and frequency distribution purposes, for which it is evident that a suitable Doppler compensation technique must be applied; we will assume that the appropriate steps have been taken to correct Doppler effects, focusing on the performance of the clock recovery scheme for a gated and noisy modulated input.
A. Gated PLL Analysis
Next we will derive an analytical expression for the spectrum of the phase noise of the recovered MCK including the effects of the additive noise, timing recovery, phase-locked loop, and VCXO. The delay variations suffered by the signal as it propagates through the channel will not be considered, which means that the result will be an upper bound on the true performance of the system. The model under study is shown in Fig. 2 . The study of the MCK phase noise is a manifold task, which needs the phase noise spectrum at the output of the BMD in the first place; this spectrum is computed in the next two sections. On the other hand, the analysis of PLLs in steady-state is a quite standard procedure, but it is complicated here by the presence of the gating due to the burst nature of the received signals. , . Lock type 0 grounds the input to the VCXO when no burst is present. On the other hand, Lock type II uses the average of the phase input as a constant input during the period without signal, whereas Lock type I keeps the last phase value as the constant input. The system is periodically time-varying since it behaves differently during the presence or absence of a burst within the same frame but behaves similarly at corresponding times on different frames. We will develop a theoretical formulation for an arbitrary gated PLL to obtain the phase-noise spectrum and, in turn, the phase jitter.
A linear periodically time-variant operation with period can be written as [8] (4) for the appropriate . For the relation given by (3), the corresponding , i.e., the Fourier transforms of the terms , can be proved to be given for the three lock types by The linearized model of the PLL, which contains linear timeinvariant systems and the gating system, is also a periodically time-variant device due to the gating preceding the VCXO in Fig. 2 . Its input-output relation can be expressed as (6) It turns out that for a stationary signal with power spectral density (PSD)
, the signal in (6) is cyclostationary with a power spectrum given by [8] ( 7) where denotes the Fourier transform of . Note that for a cyclostationary process, the PSD is the Fourier transform of the time-averaged autocorrelation function. The Appendix shows how to obtain recursively the terms in (7) relating the input PSD with the output PSD and the terms linking the local clock phase noise with the output clock phase noise to give (8) The analytical expression of , i.e., the PSD of the phase noise at the input of the gated PLL, for both analog and digital cases, is computed next. Thus, the PSD can be obtained as a function of the signal to noise ratio and the lock type.
B. Analog Case
The analog square-law timing recovery circuit is shown in Fig. 3 . The input signal is a burst-mode quaternary phase-shift keying (QPSK) signal of the form , with
where are QPSK symbols, is a raised-cosine pulse of rolloff factor with Fourier transform , is the symbol period, is the time-varying delay suffered by the signal before reception, is the additive Gaussian noise with PSD for (energy per symbol), and is a square pulse of duration . This popular symbol timing recovery has been widely studied in the literature; see [4] , [7] , [11] , and [13] , among others. Here we present the appropriate terms in the most convenient way to obtain the phase noise of the clock RCK entering the PLL. The timing signal RCK coming out of the timing recovery subsystem of the burst-mode demodulator in Fig. 3 can be written as (10) with . The clock regenerated by the BMD will necessarily have fairly high phase noise, due to the requirement of fast acquisition and consequently high equivalent bandwidth of the timing estimator. The PSD of can be computed to give
The terms , , and are functions of the waveform used as signaling pulse and of the spectral char- denote, respectively, the frequency response of the bandpass filter centered at and its equivalent lowpass. As will be illustrated in Section III, this expression corresponds approximately to white noise shaped by the equivalent low-pass filter , at least for moderate signal-to-noise ratios, for which the self-noise component is not predominant.
The time-varying amplitude in (10), which can be considered as an additional source of phase noise, has a PSD that can be approximated as follows: (12) and the deterministic amplitude in (10) can be written as
The amplitude modulation can be dealt with by considering its equivalent phase modulation [15] . Therefore, we can proceed to write the PSD of the phase noise entering the PLL as follows: (14) with and expressed in (11) and (12), respectively. The analytical PSD of the recovered clock after the gated PLL is computed from (8) by making use of (14) and the VCXO parameters included in Section III. The integration of gives the square of the rms jitter value (15) This is done in Fig. 4 for Lock type II as a function of the gating factor and the PLL bandwidth. As expected, performance degrades with the gating factor reduction, except for low noise bandwidths, for which the main source of phase noise is the local oscillator. On the other hand, there is an optimum value for the PLL loop noise bandwidth that could be chosen independently of the demodulation constraints. For example, for , the optimum loop noise bandwidth is Hz. To compare the different lock types under several signal-to-noise ratios, Table I shows the rms phase jitter for a gating factor and Hz, corresponding to a natural frequency Hz and damping factor . According to these results, the best policy in terms of phase jitter consists of keeping the VCXO input outside the clock window equal to the average value over the clock window. This fact, together with the integration of for other scenarios, serves to claim that Lock type I performance is very poor, and that Lock type II performs better than Lock type 0 unless is high enough to neglect the contribution of the VCXO phase noise, in which case the best policy is to ground the VCXO input when no burst is present. The sensitivity degree with respect to the gating factor is also a function of the PLL loop noise bandwidth. For low values of , Lock type 0 performance degrades with the reduction of the gating factor, as does Lock type II performance for high values. Jitter sensitivity of Lock type II is neglegible for low values of (see Fig. 4 ), whereas Lock type 0 performance degrades with the increase of the gating factor for high . The amount of input noise and local oscillator noise reaching the output is the reason behind the previous facts.
It is worth mentioning that the interframe time has been assumed constant in this theoretical approach. In a real setting, the burst starting instant could vary with respect to its nominal position due to uncorrected Doppler effects.
C. Digital Case
Contrary to demodulators employing analog clock regenerators, digital demodulators using asynchronous sampling do not need to regenerate the data clock of the received signal. This is the case of the Oerder and Meyr algorithm presented in [12] , which estimates the timing offset between the actual samples taken in an asynchronous way and the optimal sampling instant, as shown in Fig. 5 . The sequence represents the samples of the analog signal in (9) taken at rate 4/ . The 1/ spectral component of the squared signal is determined for every section of length 4 samples by squaring and computing the complex Fourier coefficient at the symbol rate. The normalized phase is an unbiased estimate of the timing offset, free of hangups, with respect to the optimal sampling instant [12] . The tracking period depends solely on the averaging symbols amount . The analysis presented in [11, pp. 356-358] for the closed-loop equivalent version of the Oerder and Meyr estimator is a good starting point to compute the PSD of the timing estimates. However, some minor typos must be corrected to yield the following expressions: For the purpose of illustration, we have included in Fig. 6 the simulated normalized variance for the Oerder and Meyr timing estimator together with the analytical results and the CramerRao bound. The normalized variance is computed as
The agreement is excellent, supporting the validity of the analysis for the evaluation of the jitter in this type of timing estimator. If a recovered clock is needed, special circuitry must be used for getting a clock from the information provided by the burst-mode demodulator [9] . This is shown in Fig. 5 , where the timing estimations are used to delay the transitions of the clock that must be subsequently filtered by the gated PLL. The square-wave signal coming out of the adjustable analog delay in Fig. 5 enters a digital PLL, which is in fact a hybrid PLL, with a digital phase detector and an analog loop filter. Thus the digital PLL linearized model follows its analog counterpart, since the higher order harmonics of the square waves are filtered out by the loop filter [2] . Thus, the PSD being filtered by the PLL is, from (16) (22) 
III. SIMULATION RESULTS
In this section, we present the results of an extensive simulation set of the time-transfer concept. The implementation of all analog devices has been done in the digital domain with an oversampling factor equal to eight and by means of the bilinear transform. The phase noise affecting both the ground clock and the gated PLL VCXO has been modeled in the frequency domain by a one-sided PSD of the form (23) The simulation of noise spectrally shaped by (23) has been performed by filtering white Gaussian noise by the appropriate filters designed with the technique exposed in [6] and according to Table III . The ground clock phase noise can be directly added to the extracted clock RCK phase noise due to its very slow variability with time. However, the effects of this term on the final phase jitter can be noticed only on a very long-term basis. The main parameters involved in the simulation set are collected in Table IV . The total simulation time has been set to 100 s. The PLL parameters have been chosen to give a loop noise bandwidth equal to 2.337 Hz, close to the optimum value for Lock type II in Fig. 4 ; the Appendix details the filters involved in the PLL. This PLL will reject all the rapid variations coming from timing recovery-induced phase noise and channel alterations. Figs. 7 and 8 show the spectral behavior of the recovered clock used for demodulation. Jitter values would follow immediately; these are the values needed to assess the impact of the timing recovery in the BER degradation. Roughly speaking, the output of the nonlinearity can be considered as a tone corrupted by low-pass filtered white phase noise.
Next we show the performance of the clock after being filtered by the Clock Module. Fig. 9 depicts the PSD of the phase noise in the analog case. The effects of the gating operation can be clearly noticed around frequency 1/ . Fig. 10 shows the final jitter for both analog and digital cases (averaged over ten runs). The agreement in this ideal channel case is excellent between analytical results and simulation values.
Finally, some simulations including channel impairments for a ground-satellite link have also been carried out. The uplink carrier frequency has been set to 30 GHz. This value is necessary for the ionosphere model, chosen as the IRI95 model presented in [3] . Note that the ionosphere-induced delay is a function of the carrier frequency and depends directly on the total electron content, which is time-and positionvariant. However, the most important source of delay changes is the satellite drift. Tracking of the Doppler caused by the satellite movement is of paramount importance to keep the regenerated clock stability under control. We have concluded that the appropriate Doppler correction schemes can avoid a high degradation in the performance of the onboard regenerated clock. This correction would not be necessary in a terrestrial burst-mode link.
IV. CONCLUSION
The large capacity of new satellite-based communications systems relies on onboard capabilities: switching, decoding, and regeneration. The key technologies required to implement these new satellite systems are already developed, many of them based on geostationary orbits. The goal of this paper has been to provide analytical tools to measure the quality of the recovered onboard clock from a TDMA modulated signal in a geostationary satellite. In principle, a time reference signal could be transmitted continuously from the master control terminal to the satellite. However, this would require a dedicated channel, and as we have proved, a high-quality time reference can be extracted from the data-modulated signal transmitted in TDMA mode with very modest hardware requirements. Most of the results have immediate application in other burst-mode communication scenarios.
APPENDIX SPECTRAL ANALYSIS OF GATED PHASE-LOCKED LOOPS
Let
, VCO , , and denote the Fourier transforms of the low-pass filter, VCXO, and input and output of the PLL, respectively, i.e., VCO
where (25) given VCXO frequency modulation sensitivity , PLL natural frequency , and PLL damping factor . The gated PLL input-output frequency relationship can be written as We need to write (26) as (29) in order to apply (7) . We have developed a recursive procedure for this task as follows: The relations included in this procedure follow after some algebraic manipulations based on (30). In consequence, for an input PSD , the PSD of the output is written as
In a similar way, the output phase-noise contribution due to the VCXO noise in (8) needs the recursive computation of the terms . In this case, in (26) is the same as in (28), whereas changes into (36) where is the Kronecker delta. Finally, the set of conditions under which recursion (32) converges is necessary to ascertain whether this procedure is valid for the gated PLL under study. For this purpose, let denote the error of the th component at the th step, i.e.,
where , , is the convergence set of recursion (32), which verifies (38) Now, it is easy to show from (32) that the error recursion can be written as (39)
Next we derive a sufficient condition to guarantee the convergence of (39) in the gated PLL setting. Using (39), we manipulate the following sum: 
If , , for every frequency , then goes to zero as goes to infinity for every frequency. Consequently, goes to zero for all and every frequency as well. Therefore, a sufficient condition for the convergence of (32) is (43) Condition (43) has been numerically checked for the three lock types in the case under study, thus supporting the convergence of the iterative procedure to obtain the gated PLL output spectral behavior. In particular, the low values of in (42) justify the fast convergence that we have observed for the recursive method we have presented in this paper.
